Freescale Semiconductor Technical Data

Local Interconnect Network (LIN) Physical Interface


Local Interconnect Network (LIN) is a serial communication protocol designed to support automotive networks in conjunction with Controller Area Network (CAN). As the lowest level of a hierarchical network, LIN enables cost-effective communication with sensors and actuators when all the features of CAN are not required.

The 33399 is a Physical Layer component dedicated to automotive sub-bus applications. It offers speed communication from 1.0 kbps to 20 kbps, and up to 60 kbps for Programming Mode. It has two operating modes: Normal and Sleep.

The 33399 supports LIN Protocol Specification 1.3.

Features

- Nominal Operation from V_{SUP} 7.0 V to 18 V DC, Functional up to 27 V DC Battery Voltage and Capable of Handling 40 V During Load Dump
- Active Bus Waveshaping to Minimize Radiated Emission
- ±5.0 kV ESD on LIN Bus Terminal, ±4.0 kV ESD on Other Terminals
- 30 kΩ Internal Pullup Resistor
- Ground Shift Operation and Ground Disconnection Fail-Safe at Module Level
- An Unpowered Node Does Not Disturb the Network
- 20 µA Standby Current in Sleep Mode
- Wake-Up Capability from LIN Bus, MCU Command and Dedicated High Voltage Wake-Up Input (Interface to External Switch)
- Interface to MCU with CMOS-Compatible I/O Terminals
- Control of External Voltage Regulator



ORDERING INFORMATION					
Device Temperature Range (T _A) Package					
MC33399D/R2 -40°C to 125°C 8 SOICN					




Figure 1. 33399 Simplified Application Diagram

This document contains certain information on a new product. Specifications and information herein are subject to change without notice. © Freescale Semiconductor, Inc., 2005. All rights reserved.



33399

INTERNAL BLOCK DIAGRAM




Figure 2. 33399 Simplified Internal Block Diagram

TERMINAL CONNECTIONS




Figure 3. 33399 8-SOICN Terminal Connections

Table 1. 8-SOICN Terminal Definitions

A functional description of each terminal can be found in the <u>Functional Terminal Description</u> section beginning on <u>page 10</u>.

Terminal	Terminal Name	Formal Name	Definition	
1	RXD	Data Output	MCU interface that reports the state of the LIN bus voltage.	
2	EN	Enable Control	Controls the operation mode of the interface.	
3	WAKE	Wake Input	High voltage input used to wake up the device from the Sleep mode.	
4	TXD	Data Input	MCU interface that controls the state of the LIN output.	
5	GND	Ground	Device ground terminal.	
6	LIN	LIN Bus	Bidirectional terminal that represents the single-wire bus transmitter and receiver.	
7	VSUP	Power Supply	Device power supply terminal.	
8	INH	Inhibit Output	Controls an external switchable voltage regulator having an inhibit input.	

MAXIMUM RATINGS

Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Rating	Symbol	Value	Unit
Electrical Ratings		L	
Power Supply Voltage Continuous Supply Voltage Transient Voltage (Load Dump)	V _{SUP}	27 40	V
WAKE DC and Transient Voltage (Through a 33 $k\Omega$ Serial Resistor)	V _{WAKE}	-18 to 40	V
Logic Voltage (RXD, TXD, EN Terminals)	V _{LOG}	-0.3 to 5.5	V
LIN Terminal DC Voltage Transient (Coupled Through 1.0 nF Capacitor)	V _{BUS}	-18 to 40 -150 to 100	V
INH Voltage/Current DC Voltage	V _{INH}	-0.3 to V _{SUP} + 0.3	v
ESD Voltage, Human Body Model ⁽¹⁾ All Terminals LIN Bus Terminal with Respect to Ground	V _{ESD1}	±4000 ±5000	V
ESD Voltage, Machine Model ⁽²⁾ All Terminals	V _{ESD2}	±200	V
Thermal Ratings			
Operating Temperature Ambient Junction	T _A T _J	-40 to 125 -40 to 150	°C
Storage Temperature	T _{STG}	-55 to 165	°C
Thermal Resistance, Junction to Ambient	$R_{ hetaJA}$	150	°C/W
Peak Package Reflow Temperature During Solder Mounting $^{(3)}$	T _{SOLDER}	240	°C
Thermal Shutdown	T _{SHUT}	150 to 200	°C

Notes

Thermal Shutdown Hysteresis

1. ESD1 testing is performed in accordance with the Human Body Model (C_{ZAP} = 100 pF, R_{ZAP} = 1500 Ω).

2. ESD2 testing is performed in accordance with the Machine Model (C_{ZAP} = 220 pF, R_{ZAP} = 0 Ω).

3. Terminal soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.

T_{HYST}

8.0 to 20

°C

STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics

Characteristics noted under conditions 7.0 V \leq V_{SUP} \leq 18 V, -40°C \leq T_A \leq 125°C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
VSUP Terminal (Device Power Supply)		1		1	
Supply Voltage Range	V _{SUP}	7.0	13.5	18	V
Supply Current in Sleep Mode $V_{LIN} > V_{SUP} - 0.5 V$, $V_{SUP} < 14 V$ 14 V < $V_{SUP} < 18 V$	ا _{S1} ا _{S2}	_	20 —	50 150	μΑ
Supply Current in Normal Mode Recessive State Dominant State, Total Bus Load > 500 Ω	I _{S(REC)} I _{S(DOM)}		_ _	2.0 3.0	mA
Supply Undervoltage Threshold	V _{SUP_UV}	5.5	6.4	6.8	V
RXD Output Terminal (Logic)	·				
Low-Level Output Voltage $I_{IN} \leq 1.5 \text{ mA}$	V _{OL}	0	_	0.9	V
High-Level Output Voltage $I_{OUT} \le 250 \ \mu A$	V _{OH}	3.75	_	5.25	V
TXD Input Terminal (Logic)		l	•		
Low-Level Input Voltage	V _{IL}	_	_	1.5	V
High-Level Input Voltage	V _{IH}	3.5	_	_	V
Input Voltage Threshold Hysteresis	VINHYST	100	550	800	mV
Pullup Current Source 1.0 V < V _{TXD} < 4.0 V, V _{EN} = 5.0 V	I _{PU}	-50	_	-25	μΑ
EN Input Terminal (Logic)		1		1	
Low-Level Input Voltage	V _{IL}	—	-	1.5	V
High-Level Input Voltage	V _{IH}	3.5	_	_	V
Input Voltage Threshold Hysteresis	VINHYST	100	480	800	mV
EN Low-Level Input Current V _{IN} = 1.0 V	l _{IL}	5.0	20	30	μΑ
High-Level Input Current V _{IN} = 4.0 V	lін	_	20	40	μΑ
Pulldown Current 1.0 V < EN < 4.0 V	I _{PD}	_	20	_	μΑ

Table 3. Static Electrical Characteristics (continued)

Characteristics noted under conditions 7.0 V \leq V_{SUP} \leq 18 V, -40°C \leq T_A \leq 125°C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
LIN Terminal (Voltage Expressed Versus V _{SUP} Voltage)					
Low-Level Bus Voltage (Dominant State)	V _{DOM}				V
TXD LOW, V _{LIN} = 40 mA		0	—	1.4	
High-Level Voltage (Recessive State)	V _{REC}				V
TXD HIGH, I _{OUT} = 1.0 μA		0.85 V _{SUP}	—	—	
Internal Pullup Resistor to VSUP ⁽⁴⁾	R _{PU}				kΩ
$-40^{\circ}C \le T_A \le 70^{\circ}C$		20	30	47	
$70^{\circ}\text{C} < \text{T}_{\text{A}} \le 125^{\circ}\text{C}$		35	49	60	
Current Limitation	I _{LIM}				mA
TXD LOW, $V_{LIN} = V_{SUP}$		50	150	200	
Leakage Current to GND	I _{LEAK}				μA
Recessive State, V_{SUP} - 0.3 V $\leq V_{LIN} \leq V_{SUP}$ ⁽⁴⁾		0	—	10	
V_{SUP} Disconnected, -18 V \leq V_{LIN} \leq 18 V (Excluding Internal Pullup Source)		-40	—	40	
V_{SUP} Disconnected, V_{LIN} = -18 V (Including Internal Pullup Source)		—	-600	—	
V_{SUP} Disconnected, V_{LIN} = +18 V (Including Internal Pullup Source)		—	15	—	
LIN Receiver, Low-Level Input Voltage	V _{LINL}				V
TXD HIGH, RXD LOW		0 V _{SUP}	—	0.4 V _{SUP}	
LIN Receiver, High-Level Input Voltage	V _{LINH}				V
TXD HIGH, RXD HIGH		0.6 V _{SUP}	—	V _{SUP}	
LIN Receiver Threshold Center	V _{LINTH}				V
(V _{LINH} - V _{LINL})/2		—	V _{SUP} /2	—	
LIN Receiver Input Voltage Hysteresis	V _{LINHYS}				V
V _{LINH} - V _{LINL}		0.05 V _{SUP}	—	0.15 V _{SUP}	
LIN Wake-Up Threshold Voltage	V _{LINWU}	3.5	4.5	6.0	V
NH Output Terminal					
High-Level Voltage (Normal Mode)	V _{WUH}	V _{SUP} - 0.8	_	V _{SUP}	V
Leakage Current (Sleep Mode)	I _{LEAK}				μA
0 < V _{INH} < V _{SUP}		0	—	5.0	
WAKE Input Terminal					
Typical Wake-Up Threshold (EN = 0 V, 7.0 V \leq V $_{SUP}$ \leq 18 V) $^{(5)}$	V _{WUTH}				V
HIGH-to-LOW Transition		0.3 V _{SUP}	0.43 V _{SUP}	0.55 V _{SUP}	
LOW-to-HIGH Transition		0.4 V _{SUP}	0.55 V _{SUP}	0.65 V _{SUP}	
Wake-Up Threshold Hysteresis	V _{WUHYS}	0.1 V _{SUP}	0.16 V _{SUP}	0.2 V _{SUP}	V
WAKE Input Current	I _{WU}				μA
$V_{WAKE} \le 14 V$		-	1.0	5.0	
V _{WAKE} > 14 V		-	-	100	

Notes

4. A diode structure is inserted with the pullup resistor to avoid parasitic current path from LIN to V_{SUP}.

5. When V_{SUP} is greater than 18 V, the wake-up voltage thresholds remain identical to the wake-up thresholds at 18 V.

33399

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 4. Dynamic Electrical Characteristics

Characteristics noted under conditions 7.0 V \leq V_{SUP} \leq 18 V, -40°C \leq T_A \leq 125°C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
Digital Interface Timing					
LIN Slew Rate ⁽⁶⁾ , ⁽⁷⁾					V/µs
Falling Edge	t _{FALL}	0.75	2.0	3.0	
Rising Edge	t _{RISE}	0.75	2.0	3.0	
LIN Rise/Fall Symmetry (t _{RISE} -t _{FALL})	^t SYM	-2.0	—	2.0	μS
Driver Propagation Delay ^{(8), (9)}					μS
TXD LOW-to-LIN LOW	t _{TXDLINL}	0	—	4.0	
TXD HIGH-to-LIN HIGH	^t TXDLINH	0	—	4.0	
Receiver Propagation Delay ^{(9), (10)}					μs
LIN LOW to RXD LOW	t _{RXDLINL}	2.0	4.0	6.0	
LIN HIGH to RXD HIGH	t _{RXDLINH}	2.0	4.0	6.0	
Receiver Propagation Delay Symmetry	t _{RECSYM}	-2.0	—	2.0	μS
Transmitter Propagation Delay Symmetry	t _{TRSYM}	-2.0	—	2.0	μS
Propagation Delay (11)	t _{PROP} WL				μS
LIN Bus Wake-Up to INH HIGH		45	70	130	

Notess

6. Measured between 20 and 80 percent of bus signal for 10 V < V_{SUP} < 18 V. Between 30 and 70 percent of signal for 7.0 V < V_{SUP} < 10 V.

7. See <u>Figure 5</u>, page <u>8</u>.


t_{TXDLINL} is measured from TXD (HIGH-to-LOW) and LIN (V_{REC} -0.2 V). t_{TXDLINH} is measured from TXD (LOW-to-HIGH) and LIN (V_{DOM} + 0.2 V).

9. See <u>Figure 4</u>, page <u>8</u>.

10. Measured between LIN receiver thresholds and RXD terminal.

11. See <u>Figure 6</u>, page <u>8</u>.

TIMING DIAGRAMS








Figure 5. LIN Rise and Fall Time






Figure 6. LIN Bus Wake-Up

Functional Diagrams

FUNCTIONAL DIAGRAMS










Figure 9. LIN Wake-Up with MCU in Stop Mode

FUNCTIONAL DESCRIPTION

INTRODUCTION

The 33399 is a Physical Layer component dedicated to automotive LIN sub-bus applications.

The 33399 features include speed communication from 1.0 kbps to 20 kbps, up to 60 kbps for Programming Mode, and active bus waveshaping to minimize radiated emission.

FUNCTIONAL TERMINAL DESCRIPTION

regulator.

POWER SUPPLY TERMINAL (VSUP)

The VSUP power supply terminal is connected to a battery through a serial diode for reverse battery protection. The DC operating voltage is from 7.0 V to 27 V. This terminal sustains standard automotive voltage conditions such as 27 V DC during jump-start conditions and 40 V during load dump. To avoid a false bus message, an undervoltage reset circuitry disables the transmission path (from TXD to LIN) when V_{SUP} falls below 7.0 V. Supply current in the Sleep mode is typically 20 μ A.

GROUND TERMINAL (GND)

In case of a ground disconnection at the module level, the 33399 does not have significant current consumption on the LIN bus terminal when in the recessive state. (Less than 100 μ A is sourced from LIN bus terminal, which creates 100 mV drop voltage from the 1.0 k Ω LIN bus pullup resistor.) For the dominant state, the pullup resistor should always be active.

The 33399 handles a ground shift up to 3.0 V when $V_{SUP} > 9.0$ V. Below 9.0 V V_{SUP} , a ground shift can reduce V_{SUP} value below the minimum V_{SUP} operation of 7.0 V.

LIN BUS TERMINAL

The LIN bus terminal represents the single-wire bus transmitter and receiver.

Transmitter Characteristics

The LIN driver is a low-side MOSFET with internal current limitation and thermal shutdown. An internal pullup resistor with a serial diode structure is integrated so no external pullup components are required for the application in a slave node. An additional pullup resistor of 1.0 k Ω must be added when the device is used in the master node.

Voltage can go from -18 V to 40 V without current other than the pullup resistance. The LIN terminal exhibits no reverse current from the LIN bus line to V_{SUP} , even in the event of GND shift or V_{PWR} disconnection. LIN thresholds are compatible with the LIN protocol specification.

The fall time from recessive to dominant and the rise time from dominant to recessive are controlled to typically 2.0 V/ μ s. The symmetry between rise and fall time is also guaranteed.

When going from dominant to recessive, the bus impedance parasitic capacitor must be charged up to V_{SUP} . This charge-up is achieved by the total system pullup current resistors. In order to guarantee that the rise time is within specification, maximum bus capacitance should not exceed 10 nF with bus total pullup resistance less than 1.0 k Ω .

The device offers three different wake-up capabilities:

The INH output may be used to control an external voltage

wake-up from LIN bus, wake-up from the MCU command,

and dedicated high voltage wake-up input.

Receiver Characteristics

The receiver thresholds are ratiometric with the device supply terminal. Typical threshold is 50%, with a hysteresis between 5% and 10% of V_{SUP} .

DATA INPUT TERMINAL (TXD)

The TXD input terminal is the MCU interface that controls the state of the LIN output. When TXD is LOW, LIN output is LOW; when TXD is HIGH, the LIN output transistor is turned OFF.

This terminal has an internal 5.0 V internal pullup current source to set the bus in a recessive state in case the MCU is not able to control it; for instance, during system power-up/ power-down. During the Sleep mode, the pullup current source is turned OFF.

DATA OUTPUT TERMINAL (RXD)

The RXD output terminal is the MCU interface that reports the state of the LIN bus voltage. LIN HIGH (recessive) is reported by a high level on RXD; LIN LOW (dominant) is reported by a low voltage on RXD. RXD output structure is a CMOS-type push-pull output stage.

ENABLE INPUT TERMINAL (EN)

The EN terminal controls the operation mode of the interface. If EN = logic [1], the interface is in normal mode, with the transmission path from TXD to LIN and from LIN to RXD both active. If EN = logic [0], the device is in Sleep mode or low power mode, and no transmission is possible.

In Sleep mode, the LIN bus terminal is held at V_{SUP} through the bus pullup resistors and pullup current sources. The device can transmit only after being awakened. Refer to the <u>INHIBIT OUTPUT TERMINAL (INH)</u> description on page <u>11</u>.

During Sleep mode, the device is still supplied from the battery voltage (through V_{SUP} terminal). Supply current is 20 μ A typical. Setting the EN terminal to LOW will turn the INH to high impedance. The EN terminal has an internal

20 μA pulldown current source to ensure the device is in Sleep mode if EN floats.

INHIBIT OUTPUT TERMINAL (INH)

The INH terminal controls an external switchable voltage regulator having an inhibit input. This terminal is a high-side switch structure to V_{SUP} . When the device is in the Normal mode, the inhibit high-side switch is turned ON and the external voltage regulator is activated. When the device is in Sleep mode, the inhibit switch is turned OFF and disables the voltage regulator (if this feature is used).

A wake-up event on the LIN bus line will switch the INH terminal to V_{SUP} level. Wake-up output current capability is limited to 280 µA. INH can also drive an external MOSFET connected to an MCU IRQ or XIRQ input to generate an interrupt. See the typical application illustrated in Figure 13, page 14.

WAKE INPUT TERMINAL (WAKE)

The WAKE terminal is a high-voltage input used to wake up the device from Sleep mode. WAKE is usually connected to an external switch in the application. The typical WAKE thresholds are $V_{SUP}/2$.

The WAKE terminal has a special design structure and allows wake-up from both HIGH-to-LOW or LOW-to-HIGH transitions. When entering the Sleep mode, the LIN monitors the state of the WAKE terminal and stores it as a reference state. The opposite state of this reference state will be the wake-up event used by the device to re-enter Normal mode.

An internal filter is implemented (50 μ s typical filtering time delay). The WAKE terminal input structure exhibits a high impedance with extremely low input current when voltage at this terminal is below 14 V. When voltage at the WAKE terminal exceeds 14 V, input current starts to sink into the device. A series resistor should be inserted in order to limit the input current, mainly during transient pulses. Recommended resistor value is 33 k Ω .

Important The WAKE terminal should *not* be left open. If the wake-up function is not used, WAKE should be connected to GND to avoid false wake-up.

FUNCTIONAL DEVICE OPERATION

OPERATIONAL AND TRANSITIONAL MODES

As described below and depicted in <u>Figure 10</u> and <u>Table 5</u> on page <u>13</u>, the 33399 has two operational modes, normal and sleep, and one transitional mode, Awake.

NORMAL MODE

This is the normal transmitting and receiving mode. All features are available.

SLEEP MODE

In this mode the transmission path is disabled and the device is in low power mode. Supply current from V_{SUP} is 20 µA typical. Wake-up can occur from LIN bus activity, as well as from node internal wake-up through the EN terminal and the WAKE input terminal.

DEVICE POWER-UP (AWAKE TRANSITIONAL MODE)

At system power-up (V_{SUP} rises from zero), the 33399 automatically switches into the "Awake" mode (refer to Figure 10 below and Table 5 on page 13. It switches the INH terminal in HIGH state to V_{SUP} level. The microcontroller of the application then confirms the Normal mode by setting the EN terminal HIGH.

DEVICE WAKE-UP EVENTS

The device can be awakened from Sleep mode by three wake-up events:

- · LIN bus activity
- Internal node wake-up (EN terminal)
- Wake-up from WAKE terminal

Figures $\underline{7}$, $\underline{8}$, and $\underline{9}$ on page $\underline{9}$ show device application circuit and detail of wake-up operations.

Wake-Up from LIN Bus (Awake Transitional Mode)


A wake-up from the LIN terminal switching from recessive to dominant state (switch from V_{SUP} to GND) can occur. This is achieved by a node sending a wake-up frame on the bus. This condition internally wakes up the interface, which switches the INH terminal to a HIGH level to enable the voltage regulator. The device switches into the Awake mode. The microcontroller and the complete application power up. The microcontroller must switch the EN terminal to a HIGH level to allow the device to leave the Awake mode and turn it into Normal mode in order to allow communication on the bus.

Wake-Up from Internal Node Activity (Normal Mode)

The application can internally wake up. In this case the microcontroller of the application sets the EN terminal in the HIGH state. The device switches into Normal mode.

Wake-Up from WAKE Terminal (Awake Transitional Mode)

The application can wake up with the activation of an external switch. Refer to <u>Table 1, 8-SOICN Terminal</u> <u>Definitions</u> on <u>page 3</u>.



Note Refer to Table 5 for explanation.



Operational/ Transitional	LIN	INH	EN	ТХД	RXD
Sleep Mode	Recessive state, driver off. 20 μA pullup current source.	LOW	LOW	Х	High impedance.
Awake	Recessive state, driver off.	HIGH	LOW	Х	LOW.
Normal Mode	Driver active. 30 k Ω pullup active.	HIGH	HIGH	LOW to drive LIN bus in dominant. HIGH to drive LIN bus in recessive.	Report LIN bus level: • LOW LIN bus dominant • HIGH LIN bus recessive

 Table 5.
 Explanation of Operational and Transitional Modes State Diagram

X = Don't care.

PROTECTION

ELECTROSTATIC DISCHARGE (ESD)

The 33399 has two Human Body Model ESD values. All terminals can handle ± 4.0 kV. The LIN bus terminal, with respect to ground, can handle ± 5.0 kV.

ELECTROMAGNETIC COMPATIBILITY

RADIATED EMISSION ON LIN BUS OUTPUT LINE

Radiated emission level on the LIN bus output line is internally limited and reduced by active slew rate control of the output bus driver. Figure 11 shows the results in the frequency range 100 kHz to 2.0 MHz.

ELECTROMAGNETIC IMMUNITY (EMI)

On the LIN bus terminal, the 33399 offers high EMI level from external disturbance occurring at the LIN bus terminal in order to guarantee communication during external disturbance. On the WAKE input terminal, an internal filter is implemented to reduce false wake-up during external disturbance.

NOISE FILTERING

Noise filtering is used to protect the electronic module against illegal wake-up spikes on the bus. Integrated receiver filters suppress any high-frequency (HF) noise induced into the bus wires. The cut-off frequency of these filters is a compromise between propagation delay and HF suppression.




Figure 11. Radiated Emission in Normal Mode

TYPICAL APPLICATIONS

The 33399 can be configured in several applications. Figures 12 and $\underline{13}$ show slave and master node applications. An additional pullup resistor of 1.0 $k\Omega$ in series with a diode must be added when the device is used in the master node.




Figure 12. Slave Node Typical Application with WAKE Input Switch and INH (Switchable 5.0 V Regulator)





Figure 13. Master Node Typical Device Application with MCU Wake-Up from Stop Mode (Non-Switchable 5.0 V Regulator, MCU Stop Mode)

PACKAGE DIMENSIONS

Important For the most current revision of the package, visit www.freescale.com and do a keyword search on the 98A drawing number below.



NOTES:
 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 DIMENSIONS ARE IN MILLIMETER.
 DIMENSION D AND E DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION ALLAL BE 0.127 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS			
DIM	MIN	MAX		
Α	1.35	1.75		
A1	0.10	0.25		
В	0.35	0.49		
С	0.19	0.25		
D	4.80	5.00		
E	3.80	4.00		
е	1.27 BSC			
Н	5.80	6.20		
h	0.25	0.50		
L	0.40	1.25		
θ	0°	7°		

D SUFFIX 8-TERMINAL SOIC NARROW BODY PLASTIC PACKAGE 98ASB42564B ISSUE T

How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH

Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. **Technical Information Center** 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2005. All rights reserved.

